

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new non-provisional applications under 37 CFR 1.53(b)

(em) to the most provious and applications and of of the most	.0)
Attorney Docket No. 042390.P9737	Total Pages _2_
First Named Inventor or Application Identifier Tony Hamilton	
Express Mail Label No. EL627466588US	

ADDRESS TO: **Assistant Commissioner for Patents Box Patent Application** Washington, D. C. 20231

		ON ELEMENTS chapter 600 concerning utility patent application contents.
366		chapter 600 concerning utility patent application contents.
1.	_X	Fee Transmittal Form
		(Submit an original, and a duplicate for fee processing)
2.	X	Specification (Total Pages18) (preferred arrangement set forth below) - Descriptive Title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claims - Abstract of the Disclosure
3.	_X_	Drawings(s) (35 USC 113) (Total Sheets 2)
4.	X	Oath or Declaration (Total Pages 5)
		a Newly Executed (Original or Copy)
		b Copy from a Prior Application (37 CFR 1.63(d)) (for Continuation/Divisional with Box 17 completed) (Note Box 5 below)
		i <u>DELETIONS OF INVENTOR(S)</u> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5.	i	ncorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6.	^	Microfiche Computer Program (Appendix)
7.	N	Nucleotide and/or Amino Acid Sequence Submission

	(if applicable, all necessary) a Computer Readable Copy b Paper Copy (identical to computer copy) c Statement verifying identity of above copies
	ACCOMPANYING APPLICATION PARTS
8. 9.	Assignment Papers (cover sheet & documents(s)) a. 37 CFR 3.73(b) Statement (where there is an assignee)
	X b. Power of Attorney
10.	English Translation Document (if applicable)
11.	a. Information Disclosure Statement (IDS)/PTO-1449
	b. Copies of IDS Citations
12.	Preliminary Amendment
13.	X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14.	a. Small Entity Statement(s)
	b. Statement filed in prior application, Status still proper and desired
15.	Certified Copy of Priority Document(s) (if foreign priority is claimed)
17.	If a CONTINUING APPLICATION, check appropriate box and supply the requisite information: Continuation Divisional Continuation-in-part (CIP) of prior application No:
17.	
17.	Continuation Divisional Continuation-in-part (CIP) of prior application No: Correspondence Address Customer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here) or
18.	Continuation Divisional Continuation-in-part (CIP) of prior application No: Correspondence Address Customer Number or Bar Code Label or Correspondence Address Below
18. X	Continuation Divisional Continuation-in-part (CIP) of prior application No: Correspondence Address Customer Number or Bar Code Label or Correspondence Address Below
18. X	Continuation Divisional Continuation-in-part (CIP) of prior application No: Correspondence Address Customer Number or Bar Code Label or Correspondence Address Below John Patrick Ward, Reg. No. 40,216
18. X	Continuation Divisional Continuation-in-part (CIP) of prior application No: Correspondence Address Customer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here) or Correspondence Address Below John Patrick Ward, Reg. No. 40,216 BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LUP
18. X NAM	Continuation Divisional Continuation-in-part (CIP) of prior application No: Correspondence Address Customer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here) or Correspondence Address Below John Patrick Ward, Reg. No. 40,216 BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP RESS 12400 Wilshire Boulevard

	FEE TRANSMITTAL FOR FY	2000	ь Б
	TOTAL AMOUNT OF PAYMENT (\$)	<u>\$1296.00</u>	4.7 = 0
Complete if Known:			\s <u>2</u> = 2 \s
Application No.	Not Yet Assigned		
Filing Date	Herewith		
First Named Inventor	Tony Hamilton		
Group Art Unit	Not Yet Assigned		
Examiner Name	Not Yet Assigned		',

METHOD OF PAYMENT (check one)

042390.P9737

[X]	The Commissioner is hereby authorized to charge indicated fees and credit
			any over payments to:

Deposit Account Number 02-2666
Deposit Account Name

[X] Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17

2.	X	Payment Enclosed:
		X Check
		Money Order
		Other

FEE CALCULATION

Attorney Docket No.

. BASIC FILING FEE

Large Entity		Small I	<u>Entity</u>		
Fee	Fee	Fee	Fee		
Code	(\$)	Code	(\$)	Fee Description	Fee Paid
101	690	201	345	Utility application filing fee	690.00
106	310	206	155	Design application filing fee	
107	480	207	240	Plant filing fee	
108	690	208	345	Reissue filing fee	-
114	150	214	75	Provisional application filing fee	£-64**

SUBTOTAL (1) \$ 690.00

2. EXTRA CLAIM FEES		Fee from
	Extra Claims	<u>below</u> <u>Fee Paid</u>
Total Claims 45	-20 ** = <u>25</u>	X <u>18</u> = <u>450.00</u>
Independent Claims 5	-3 ** = <u>2</u>	$X _{78} = 156.00$
Multiple Dependent		=

**Or number previously paid, if greater; For Reissues, see below.

Large E	<u>Entity</u>	Small I	<u>Entity</u>	
Fee	Fee	Fee	Fee	
Code	(\$)	Code	(\$)	Fee Description
103	18	203	9	Claims in excess of 20
102	78	202	39	Independent claims in excess of 3
104	260	204	130	Multiple dependent claim, if not paid
109	78	209	39	**Reissue independent claims over original patent
110	18	210	9	**Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) \$ 606.00

FEE CALCULATION (continued) ADDITIONAL FEES 3. Large Entity Small Entity Fee Fee Fee Fee Fee Paid **Fee Description** Code (\$) Code (\$) Surcharge - late filing fee or oath 105 130 205 65 Surcharge - late provisional filing fee 127 50 227 25 or cover sheet Non-English specification 139 130 139 130 For filing a request for reexamination 2,520 147 2,520 147 Requesting publication of SIR prior to 112 920* 112 920* **Examiner action** Requesting publication of SIR after 1,840* 113 1,840* 113 **Examiner action** 215 55 Extension for response within first month 115 110 Extension for response within second month 380 216 190 116 435 Extension for response within third month 117 870 217 Extension for response within fourth month 1,360 680 118 218 Extension for response within fifth month 1.850 925 128 228 Notice of Appeal 119 300 219 150 Filing a brief in support of an appeal 120 300 220 150 Request for oral hearing 121 260 221 130 Petition to institute a public use proceeding 1.510 138 1.510 138 Petition to revive unavoidably abandoned 140 110 240 55 application Petition to revive unintentionally 605 141 1,210 241 abandoned application Utility issue fee (or reissue) 242 605 1,210 142 143 430 243 215 Design issue fee Plant issue fee 144 580 244 290 Petitions to the Commissioner 122 130 122 130 Petitions related to provisional applications 123 123 50 50 **Submission of Information Disclosure Stmt** 126 240 240 126 40 Recording each patent assignment per 581 581 40 property (times number of properties) For filing a submission after final rejection 690 246 345 146 (see 37 CFR 1.129(a)) For each additional invention to be examined 149 690 249 345 (see 37 CFR 1.129(a)) Other fee (specify) Other fee (specify) SUBTOTAL (3) \$____0 *Reduced by Basic Filing Fee Paid SUBMITTED BY: Typed or Printed Name: Date September 30, 2000 Signature **Á**0.216 **Deposit Account User ID** Reg. Number (complete if applicable)

UNITED STATES PATENT APPLICATION

Attorney Docket: 42390.P9737

FOR

METHOD AND APPARATUS FOR PROVIDING DYNAMICAL SCALABILITY

INVENTORS:

TONY HAMILTON

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP 12400 WILSHIRE BOULEVARD SEVENTH FLOOR LOS ANGELES, CA 90025-1026

(408) 720-8598

"Express Mail" mailing label number <u>EL</u>	527466588US
Date of Deposit: September 30	, 2000
I hereby certify that I am causing this pap with the United States Postal Service "Exp Addressee" service under 37 CFR 1.10 on and is addressed to the Commissioner of Washington, D.C. 20231	oress Mail Post Office to the date indicated above
Michelle Begay	
(Typed or printed name of person mailing	g paper or fee)
Michelle Beggs	September 30, 2000
(Signature of person mailing paper or fee)	Date

15

20

25

METHOD AND APPARATUS FOR PROVIDING DYNAMICAL SCALABILTY

FIELD OF THE INVENTION

This invention relates to computers. Specifically, this invention relates to providing dynamical scalability to portable computers, including notebook computers.

BACKGROUND OF THE INVENTION

Portable systems, such as notebook computers, have steadily become more powerful with improved technology. Notebook computers are popular because they are mobile and can be used in remote places such as on airplanes. They can also be used in homes and offices with accesses to AC outlets.

As the processor and bus speeds steadily rise and the graphics performances steadily improve, the power dissipation of the system components to support them also increases. Power dissipation is generally not an issue when the notebook computer is connected to an external power source such as an AC outlet because the power supply is infinite. When the notebook computer relies on a battery as its power source, however, power dissipation becomes important because the battery has a finite life span after which it needs to be recharged.

It can be inconvenient and annoying for a user to run out of battery charge while he is using his notebook computer, especially if he has no immediate means to recharge the battery. Therefore, maximizing the battery's life span is always desirable to provide the user with at least a

10

15

reasonable amount of time to use his notebook computer in a remote place such as on an airplane.

One solution to maximize battery life is offered by the Geyserville[™] processor technology developed by the Intel Corporation located in Santa Clara, California. Geyserville extends the battery life by providing a dynamically scalable processor performance. Dynamic scaling refers to automatically adjusting the processor's performance state (processor's clock frequency and supply voltage) depending on the power source. Power dissipation of the processor is proportional to its clock frequency and to the square of its supply voltage. By slowing down the processor's clock and reducing the its supply voltage when the portable system is relying on the battery for its power source, the Geyserville technology dramatically reduces the processor's power dissipation.

The Geyserville solution is only a partial one however, and there is a further need to increase battery life span.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements and in which:

Figure 1 is a block diagram of a system in which the method according to one embodiment is implemented.

Figure 2 is a flow diagram of the method according to one embodiment.

10

15

20

25

DETAILED DESCRIPTION

The present invention extends the dynamic scalability of the Geyserville technology beyond the processor. In one embodiment, system buses and other system components are dynamically scaled.

Scalability refers to increasing or decreasing certain attributes of a system's components such as clock frequencies, supply voltages, graphics performances, buffer strengths, and others. Dynamic scalability refers to scalability upon occurrence of a predetermined event, such as a power management event, without user intervention. In the ensuing description, each attribute is described in relation to two performance states (high level and low level) between which scaling is performed. It is contemplated, however, that each attribute can be scaled among multiple performance states.

Fig. 1 is a block diagram of a system 10 in which the method according to one embodiment of the present invention is implemented. In one embodiment, the system 10 is a computer. In other embodiments, system 10 can be a portable computer, a hand-held electronic device, and the like. In one embodiment, the computer 10 includes a System Management Controller (SMC) 12. The SMC 12 controls the transfer of data between the chipsets and the peripheral devices such as the processor 16, the Input Output Control Hub (I/O CH) 30, the Graphics Memory Control Hub (GMCH) 26, the keyboard 34, and the Input Output Device (I/O Device) 36.

In one embodiment, the SMC 12 is formed of one or more layers including, for example, software, firmware, and hardware. In one embodiment, the SMC 12 is connected to the chipsets and the peripheral devices by a first bus 14. In one embodiment, the first bus is referred to as the System Management Bus (SMBUS). In one embodiment, the chipsets include the GMCH 26 and the I/O CH 30. In one embodiment, the chipsets

10

15

20

25

provide the electronic interfaces between the processor 16, the memory sub system 20, and the graphics sub system 42.

A bus is a collection of wires through which data is transferred from one part of a computer to another. Two characteristics of every bus are its width and its clock speed. The width determines how much data can be transmitted at one time. For example, a 16-bit bus can transfer 16 bits of data, whereas a 32-bit bus can transmit 32 bits of data. The clock speed is measured in megahertz (MHZ) and indicates how fast the data is transferred. A higher bus clock speed requires a higher minimum bus supply voltage. If the data transmission load on the SMBUS 14 is low, for example, because of low activity, lowering the clock speed and the supply voltage of the SMBUS 14 can reduce the power dissipation of the SMBUS 14.

As stated previously, reducing the power dissipation is generally not an issue when the computer 10 is connected to an external power source such as an AC outlet because the power supply is infinite. When the computer 10 is connected to a battery, however, reducing the power dissipation provides a benefit in the form of increased battery longevity.

In one embodiment, the computer 10 includes an additional bus such as the Memory Bus (MBUS) 34. In one embodiment, the MBUS 34 connects the memory sub system 20 to the GMCH 26. In one embodiment, the MBUS 34 operates at a higher speed than the SMBUS 14.

Fig. 2 is a flow diagram of the method according to one embodiment to be implemented in the computer 10 of Fig. 1.

In one embodiment, the SMC 12 detects the predetermined power management event (at 102). In one embodiment, the power management event includes a change in the power source of the computer 10 from an external source to a battery or vice versa. Upon detecting the power management event, the SMC 12 automatically places the computer in a Low Activity State (at 104). In one embodiment, the Low Activity State includes

10

15

20

25

the Deep Sleep Power Management State (ACPI Specification C3 State). ACPI Specification stands for Advanced Configuration and Power Interface Specification, Revision 2.0, published on July 27, 2000. During the C3 State, the clock generator 18 input to the components is disabled. That stops all logical functions processing inside the components but allows the internal settings to be maintained (e.g., values stored in registers and caches).

Following, the SMC 12 utilizes a management command structure and an algorithm to send multiplexed commands by utilizing the SMBUS 14 to perform various scaling operations (at 106, 108, 110 and 112). Sending multiplexed commands refers to combining the command signals into one signal for transmission to the multiple components. Two communications devices are used for multiplexing: a multiplexor residing in the SMC 12 to combine the command signals into one signal and a demultiplexor residing in the component unit to separate the command signal pertaining to that component. Sending commands in a multiplexed fashion allows for the scaling operations (at 106-112) to occur simultaneously. In an alternative embodiment, the SMC 12 sends individual commands instead of multiplexed commands.

In one embodiment, performing a scaling operation includes changing the setting of a performance register inside the component. The algorithm contains the predetermined performance register settings and is automatically executed by the SMC 12 upon the occurrence of the power management event. In one embodiment, the algorithm has two predetermined settings (high level and low level) for each of the attributes to be scaled. In other embodiments, programmable devices such as fuse banks and non-volatile memory are used instead of the performance registers.

In one embodiment, the frequencies of the processor clock, the memory sub system clock, and the clock generator 18 are scaled between a high level and a low level (at 106) depending on the power management

10

15

20

25

event. In one embodiment, the high level is 133 MHZ and the low level is 100 MHZ. The clock frequencies are set to the low level if the computer 10 power source was changed from the outside source to the battery. The clock speeds are set to the high level if the computer 10 power source was changed from the battery to the outside source.

In one embodiment, the setting of the performance register represents bus fraction data specifying the ratio of the component's clock frequency to the clock generator 18 output.

In one embodiment, the buffer strength of the chipset 40 is scaled between a high level and a low level (at 108). The chipset buffers drive the SMBUS 14 and the MBUS 34 by reading data from and writing data onto the buses 14 and 34. The chipset buffers act as holding areas, enabling the processor 16 to manipulate data before transferring it to the buses 14 and 34. The chipset buffers compensate for the speed differences between the processor 16 and the buses 14 and 34. Buffer strength can be scaled between a high level and a low level, based on the data tranmission load and clock frequencies of the buses 14 and 34. A higher buffer strength requires a higher minimum bus supply voltage. By scaling the buffer strength to the low level when the computer 10 is using the battery as its power source, power dissipation is reduced. In one embodiment, the buses speeds are scaled (at 110) between a high level and a low level. In one embodiment, the high level is 133 MHZ and the low level is 100 MHZ. In another embodiment, the high level is 450 MHZ and the low level is 350 MHZ. The bus speeds of the SMBUS 14 and the MBUS 34 are scaled by scaling their respective clock frequencies.

A minimum level of supply voltage is required to support the components clock frequencies and buffer strengths. In the embodiment, depending on the clock frequencies and buffer strengths, supply voltages of the respective components are scaled between a high level and a low level

10

15

20

25

(at 112). In one embodiment, the high level is 1.8 VDC and the low level is 1.3 VDC.

In another embodiment, the high level is 14.0 VDC and the low level is 8.0 VDC.

In one embodiment, the graphics performances are scaled between a high level and a low level. The high level includes the 4X performance level under the Accelerated Graphics Port (AGP) Interface Specification developed by the Intel Corporation. The low level includes the 2X performance level under the AGP Specification. The 4X performance level requires higher minimum bus speeds and supply voltages than the 2X performance level. It is contemplated that in another embodiment, the low level includes the AGP Specification level 1X.

The present invention thus extends the scalability feature of Geyserville beyond the processor to various components across the computer 10 platform. By scaling to low levels various attributes of the components when a battery power source is utilized, power dissipation of the computer 10 is significantly reduced.

The SMC 12 next determines if all scaling operations have been successfully performed (at 114). In one embodiment, predefined registers including the model-specific registers (MSRs) or component ID registers are read to make that determination. The predefined registers may be updated by the components after the scaling operations have been successfully performed. If the scaling operations were successful, the SMC 12 removes the computer 10 from the Low Activity State (at 116).

In the foregoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set

10

forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

In addition, the methods as described above can be stored in memory of a computer system as a set of instructions to be executed. In addition, the instructions to perform the methods as described above could alternatively be stored on other forms of computer-readable mediums, including magnetic and optical disks. For example, the method of the present invention can be stored on computer-readable mediums, such as magnetic disks or optical disks that are accessible via a disk drive (or computer-readable medium drive).

CLAIMS

What is claimed is:

1	1. A method including:
2	detecting a power management event in a system; and
3	dynamically adjusting, in response to the power management event,
4	the performance states of a plurality of system components including system
5	buses.

- 2. The method of claim 1, wherein the power management event includes a change in the system power source from an AC outlet to a battery or vice versa.
- 1 3. The method of claim 1, wherein the system chipset drives the 2 system buses.
- 1 4. The method of claim 1, wherein adjusting the performance 2 states of the system buses includes adjusting the chipset buffer strength, the 3 system buses supply voltages and the system buses clock frequencies.
- 5. The method of claim 1, wherein the components include the memory subsystem, the graphics subsystem and the processor.
- 1 6. The method of claim 1, wherein the performance states are adjusted between a high level and a low level.
- 7. The method of claim 1, wherein adjusting the performance states of the components includes adjusting the components supply voltages and clock frequencies.

1

1	8.	The method of claim 7, wherein adjusting the performance				
2	state of the	graphics subsystem includes selecting one predetermined level				
3	from two p	redetermined AGP Specification graphics performance levels.				
1	9.	The method of claim 1, wherein dynamically adjusting the				
2	performanc	e states includes automatically placing the system in the deep				
3	sleep state (ACPI Specification C3 State) upon the occurrence of the power				
4	managemer	nt event to adjust the performance states of the system				
5	components	3.				
1	10.	A method including:				
2	detec	ting a power management event in a system; and				
3	auto	matically placing the system in a low activity state, in response to				
4	the power management event,					
5	adjus	sting the performance states of a plurality of system buses, and				
6	adjusting th	e performance states of a plurality of system components.				
1	11.	The method of claim 10, wherein the power management event				
2	includes a c	hange in the system power source from an AC outlet to a battery				
3	or vice vers	a.				
1	12.	The method of claim 10, wherein the system chipset drives the				
2	system buse	es.				
1	13.	The method of claim 10, wherein adjusting the performance				
2	states of the system buses includes adjusting the chipset buffer strength, the					

14. The method of claim 10, wherein the components include the

system buses supply voltages and the system buses clock frequencies.

- 2 processor, the memory subsystem and the graphics subsystem.
- 1 15. The method of claim 10, wherein the performance states are
- 2 adjusted between a high level and low level.
- 1 16. The method of claim 10, wherein adjusting the performance
- 2 state of the components includes adjusting the components supply voltages
- 3 and clock frequencies.
- 1 17. The methods of claim 16, wherein adjusting the performance
- 2 state of the graphics subsystem includes selecting one predetermined level
- 3 from two predetermined AGP Specification graphics performance levels.
- 1 18. The method of claim 15, wherein the low activity state is the
- 2 deep sleep state (ACPI Specification C3 State).
- 1 19. A system comprising:
- a detector adapted to detect generation of a power
- 3 management event; and
- a controller to automatically adjust, in response to the power
- 5 management event, the performance states of a plurality of system
- 6 components including system buses.
- 1 20. The system of claim 19, wherein the power of management
- 2 event includes a change in the system power source from an AC outlet to a
- 3 battery or vice versa.
- 1 21. The system of claim 19, wherein the system chipset drives the
- 2 system buses.

1

1	22.	The system of claim 19, wherein adjusting the performance			
2	states of the	system buses includes adjusting the chipset buffer strength, the			
3	system buse	es supply voltages and the system buses clock frequencies.			
1	23.	The system of claim 19, wherein the components include the			
2	2 processor, the memory subsystem and the graphics subsystem.				
1	24.	The system of claim 19, wherein the performance states are			
2 adjusted between a high level and a low level.					
1	25.	The system of claim 19, wherein adjusting the performance			
2	states of the components includes adjusting the components supply voltages				
3	and clock fro	equencies.			
1	26.	The system of claim 25, wherein adjusting the performance			
2	state of the graphics subsystem includes selecting one predetermined level				
3	from two predetermined AGP Specification graphics performance levels.				
	0.5				
1	27.	The system of claim 19, wherein the low activity state is the			
2	deep sleep s	tate (ACPI Specification C3 State).			
1	28.	An apparatus comprising:			
	20.				
2		a detector adapted to detect generation of power			
3	managemen				
4		a controller to automatically adjust, in response to the power			
5	managemen	t event, the performance states of a plurality of system			

29. The apparatus of claim 28, wherein the power of management

components including system buses.

- 2 event includes a change in the system power source from an AC outlet to a
- 3 battery or vice versa.
- 1 30. The apparatus of claim 28, wherein the system chipset drives
- 2 the system buses.
- 1 31. The apparatus of claim 28, wherein adjusting the performance
- 2 states of the system buses includes adjusting the chipset buffer strength, the
- 3 system buses supply voltages and the system buses clock frequencies.
- 1 32. The apparatus of claim 28, wherein the components include
- 2 the processor, the memory subsystem and the graphics subsystem.
- 33. The apparatus of claim 28, wherein the performance states are
- 2 adjusted between a high level and a low level.
- 1 34. The apparatus of claim 28, wherein adjusting the performance
- 2 states of the components includes adjusting the components supply voltages
- 3 and clock frequencies.
- 1 35. The apparatus of claim 34, wherein adjusting the performance
- 2 state of the graphics subsystem includes selecting one predetermined level
- 3 from two predetermined AGP Specification graphics performance levels.
- 1 36. The apparatus of claim 28, wherein the low activity state is the
- 2 deep sleep state (ACPI Specification C3 State).
- 1 37. A computer-readable medium having stored thereon a set of
- 2 instructions to translate instructions, the set instructions, which when

2

3


4


- executed by a processor, cause the processor to perform a method
 comprising:
 detecting a power management event in a system; and
 dynamically adjusting, in response to the power management
 event, the performance states of a plurality of system components including
 system buses.
- 1 38. The computer-readable medium of claim 37, wherein the 2 power management event includes a change in the system power source 3 from an AC outlet to a battery or vice versa.
- 1 39. The computer-readable medium of claim 37, wherein the chipset drives the system buses.
 - 40. The computer-readable medium of claim 37, wherein adjusting the performance states of the system buses includes adjusting the chipset buffer strength, the system buses supply voltages and the system buses clock frequencies.
- 1 41. The computer-readable medium of claim 37, wherein the 2 components include the memory subsystem, the graphics subsystem and the 3 processor.
- 1 42. The computer-readable medium of claim 37, wherein the 2 performance states are adjusted between a high level and a low level.
- 1 43. The computer-readable medium of claim 37, wherein adjusting 2 the performance states of the components includes adjusting the 3 components supply voltages and clock frequencies.

- 1 44. The computer-readable medium of claim 43, wherein adjusting
- 2 the performance state of the graphics subsystem includes selecting one
- 3 predetermined level from two predetermined AGP Specification graphics
- 4 performance levels.
- 1 45. The computer-readable medium of claim 37, wherein
- 2 dynamically adjusting the performance states includes automatically placing
- 3 the system in the deep sleep state (ACPI Specification C3 State) upon the
- 4 occurrence of the power management event to adjust the performance states
- 5 of the system components.

ABSTRACT OF THE DISCLOSURE

A method and apparatus to detect a power change in a system (e.g. computer) and to automatically adjust, in response to the power change, the performance states (e.g. supply voltages, clock frequencies and buffer strengths) of a plurality of system components (e.g. buses). The apparatus includes a detector and a controller.





Attorney's Docket No.: <u>042390.P9737</u>

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled.

METHOD AND APPARATUS FOR PROVIDING DYNAMICAL SCALABILITY

the specificati	on of which	
<u>X</u>	is attached hereto. was filed on (MM/DD/YYYY) United States Application Number or PCT International Application Number and was amended on (MM/DD/YYYY)	as
	(if applicable)	

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s		Priority <u>Claimed</u>				
(Number)	(Country)		ign Filing Date - M/DD/YYYY)	Yes	No	
(Number)	(Country)		ign Filing Date - M/DD/YYYY)	Yes	No	
(Number)	(Country)		ign Filing Date - M/DD/YYYY)	Yes	No	
I hereby claim the benefit a provisional application(s) li (Application Number)	under title 35, United Sta sted below: (Filing Date –			y United S	States	
(Application Number)	(Filing Date –	(Filing Date – MM/DD/YYYY)				
I hereby claim the benefit to application(s) listed below is not disclosed in the prior of Title 35, United States Council known to me to be material Section 1.56 which became or PCT international filing of	and, insofar as the subjoint United States application on Section 112, I ack I to patentability as define available between the	ect matter of on in the man nowledge the ned in Title t	of each of the claims anner provided by th ne duty to disclose a 37, Code of Federal	of this ap ne first par Ill informat Regulatio	plication agraph tion ons,	
(Application Number)	(Filing Date – MM/I	DD/YYYY)	(Status patented pending	d, g, abandoi	ned)	
(Application Number)	(Filing Date – MM/I	DD/YYYY)	(Status patented pending	d, g, abando	ned)	
I hereby appoint the perso part of this document) as r substitution and revocation and Trademark Office con	ny respective patent attent, to prosecute this appli	orneys and	patent agents, with t	tuli power	of	
Send correspondence to	John P. Ward		, BLAKELY, SOKO	LOFF, TA	YLOR &	
ZAFMAN LLP, 12400 Will telephone calls to Jol	Name of Attorney or) Shire Boulevard 7th Fl	oor, Los Aı , (408	ngeles, California 9) 720-8300.	90025 and	d direct	

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor <u>Tony Hamilton</u>		
Inventor's Signature	Date	
Residence(City, State)	Citizenship	(Country)
Post Office Address		

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. 42,261; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Lisa N. Benado, Reg. No. 39,995; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Florin Corie, Reg. No. 46,244; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, Reg. No. 46,503; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Sanjeet Dutta, Reg. No. 46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George Fountain, Reg. No. 37,374; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Libby N. Ho, Reg. No. 46,774; Willmore F. Holbrow III, Reg. No. 41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; George Brian Leavell, Reg. No. 45,436; Kurt P. Leyendecker, Reg. No. 42,799; Gordon R. Lindeen III, Reg. No. 33,192; Jan Carol Little, Reg. No. 41,181; Robert G. Litts, Reg. No. 46,876; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42.036; Daniel E. Ovanezian, Reg. No. 41,236; Kenneth B. Paley, Reg. No. 38,989; Gregg A. Peacock, Reg. No. 45,001; Marina Portnova, Reg. No. 45,750; William F. Ryann, Reg. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; Joseph A. Twarowski, Reg. No. 42,191; Tom Van Zandt, Reg. No. 43,219; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. 46,322; Thomas C. Webster, Reg. No. 46,154; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Firasat Ali, Reg. No. 45,715; Justin M. Dillon, Reg. No. 42,486; Thomas S. Ferrill, Reg. No. 42,532; and Raul Martinez, Reg. No. 46,904, my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and James R. Thein, Reg. No. 31,710, my patent attorney with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
 - (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
 - (1) Each inventor named in the application;
 - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.